Table of Contents

Sheet 1A	Table of Contents	
Sheet 1B	Space Duel™ Upright Wiring Diagram (037937-01 A)	
Sheet 2A	Space Duel Cocktail Wiring Diagram (038027-01 A)	
Sheet 2B	Color X-Y Power Supply Wiring Diagram (037394-01 B) Regulator/Audio II Schematic Diagram (035435-04 B)	
Sheet 3A	Fluorescent Light and Speaker Wiring Diagram (035833-01 A) Coin Door Wiring Diagram (037542-01 A) Utility Panel Wiring Diagram (038004-01 A)	
Sheet 3B	Guide to Game PCB Schematic (036837-01, or -02 B) Sheets 4A-8A	
Sheet 4A	Power Input, Clock, Power-on Reset, Watchdog	
Sheet 4B	Test Connector, Microprocessor, Address Decoder	
Sheet 5A	Read-Only Memory, Random-Access Memory, High-Score Table	Si
Sheet 5B	Coin Door and Control Panel Input, Option Switch Input and Audio Output, Coin Door and Control Panel Output	move the s schematics
Sheet 6A	Vector Address Decoder, Vector Read-Only Memory, Vector Random-Access Memory, Vector Memory Data Buffer, Vector Address Selector	ne stap
Sheet 6B	Vector Data Shifters, OP Code and Intensity Latches	le l
Sheet 7A	State Machine, State Machine Clock, State Machine Clock Logic, Decoder Disable, Address Controller	move the staple before using schematics.
Sheet 7B	Normalization Flag, Center Flag, Vector Flag, Halt Flag, Go Flag, Vector Scaling, Vector Timer	
Sheet 8A	Z Intensity and Blanking, R-G-B Output	the
Sheet 8B	DAC Reference and Bipolar Current Sources, X-Axis Output, Y-Axis Output	*
Sheet 9A	Color X-Y Display Schematic Diagram (92-053 A)	
Sheet 9B	Troubleshooting with the CAT Box: Memory Map, Troubleshooting with Read/Write Controller A. CAT Box Preliminary Set-up B. Address and Data Lines C. RAM D. Option Switch Inputs E. Custom Audio I/O Chips	
Sheet 10A	F. Player and Option Switch P10/11 Inputs G. Analog Vector-Generator H. LED, Coin Counter, and Invert Outputs	
Sheet 10B	Troubleshooting with Signature Analysis A. Signature Analysis Set-up B. Address Lines C. Address Decoder D. ROM and Data Lines Watchdog	ì

Schematic Package Supplement to


SPACE DUEL

Operation, Maintenance and Service Manual



© ATARI INC. 1982

Space Duel™ Upright Wiring Diagram



© ATARI INC. 1982

2nd printing 3L


Space Duel™ Cocktail Wiring Diagram REG/AUDIO I SCHEM SEE SHEET 28 POWER SUPPLY SCHEM, SEE SHEET ZB 10.6 VDC 10.6 VDC GND GND VOLTAGE 4 BK 6 GH GND - 9 ~ 0 - N 0 9 2 2 4 日 - 29 年日 年 7 日 9 2 2 1 2 2 2 2 2 PZ GAME PCB S X S SCHEMATIC 036837-XX RIGH + SVRTN RIBU -SENSE INTERLOCK ON-OFF +SENSE R/Y +5V REG R/W ISV REG W/ BN +22 V DC BN/W -22 VDC \$60 RIGN +5 VRTN 561 GY SIZO BK SLAM SW GND P24A J24A W/OR SHIELDS CONTROL PANEL W/OR AOT LEFT W/GH GN W/Y THRUSTI W/BU 3 80 BK CABINET W/V 8K ROTATE ROTATE SW GND W/BN 5 BN BK RIGHT LEFT SW GND BK OR/BK LOCK OUT FIRE ! O COIN L COIN R E OR/W 10.3V DC START LED SHIELDS w/Y SELECT LED SELECT WIGY +5Y P248 J248 Q Y/OR SHIELDS 2 YIOR ROT. LEFT 2 8 Y/GN YIGH COIM AUX S BN YIBU 3 YIV SELF TEST T W YIBN 5 TO CONTROL SW GND BK PLAYER 2 L COIN CHTRY 4 Y/BK P19 - 4440 AUDIO 2 7 GN 12 AUDIO I M GN COIN COUNTER AUD GND AOT RIGHT | 5 W/BU 3 W/6N FIRE 2 E Y/8u ROT RIGH Y/8H START SELECT FIRE 2 W/8K START SY m + 2 BK YGND BK w/skl og isk W/GY O X GND OR YOUT 53 X OUT BLUE GND GREEN GND RED GND 2 7 N BLUE GREEN RED 54 SII TEST 121 VOLUME E BUNE ON YOUR FOR COIN POOR WIRING DIAGRAM - an + w o r a o PSS SEE SHEET 3A NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL. Reproduction fortodden without the specific drawing is only conditionally seaked, and neither needs not drawing is only conditionally seaked, and neither needs not drawing is only conditionally seaked with the control of the drawing of any other centers to use, the subject matter of the drawing of any other productions of the control o MONITOR PIOQ - NA + M + F + P = E E E E


SP-181 Sheet 2A

2nd printing 3L


© ATARI INC. 1982

Regulator/Audio II PCB Schematic Diagram





Color X-Y Power Supply Wiring Diagram




NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONVIDENTIAL. Reproduction formation without the specific drawing is only conditionally susked, and neither received drawing is only conditionally susked, and neither received craws in the subject matter of the drawing or any interest of the subject matter of the drawing or any right of the subject information shows thereon, or any right of the subject information shows thereon, or any right of the subject in the subject i




© ATARI INC. 1982

SP-181 Sheet 2B 2nd printing 3L


Coin Door Wiring Diagram



Utility Panel Wiring Diagram



Fluorescent Light And Speaker Wiring Diagram





NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL. Reproduction forbidden without the specific production and the specific production



© ATARI INC. 1982

SP-181 Sheet 3A 2nd printing 3L






NOTICE TO ALL PERSONS RECEIVING THIS DRAWING cold with the permission of Atast, Inc., Sunnyase, CA. This drawing is only conditionally staked, and relative received received to use, the subject matter of the drawing of any design or inchinacial information above thereon, no early right manufacture by vendors of Atast, Inc., and for manufacture of the permission in written inches, no right is gipting diesely written agreement with or artitlen permission from the corporation.





Space Duel $^{\it \tiny M}$


© ATARI INC. 1982

SP-181 Sheet 4A 2nd printing 3L










NOTICE TO ALL PERSONS RECEIVING THIS DRAWING AND THE PROPERTY OF THE PROPERTY





Space Duel[™]


© ATARI INC. 1982


SP-181 Sheet 5A 2nd printing 3L












NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL. Reproduction forbidden without the special content of the production of the pro




Space Duel™

© ATARI INC. 1982

SP-181 Sheet 64 2nd printing 31






NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONTROL TO ALL PERSONS RECEIVING THIS DRAWING CONTROL TO A STATE OF THE PERSON OF T




Space Duel™

© ATARI INC. 1982

SP-181 Sheet 6B 2nd printing 3L






NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONTROL OF THE PROPERTY OF THE PR



Space Duel[™]

© ATARI INC. 1982

SP-181 Sheet 7B 2nd printing 3L




NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL Reproduction fortidden without the specific written permission of Atain, fire, Sunnyara, C.A. This drawing is only coordinated to the confidence of transfers are right in, or incense to use, the subject matter of the drawing or an expension of the confidence of the common of the confidence of



Space Duel

© ATARI INC. 1982

SP-181 Sheet 8A 2nd printing 3L



Color X-Y Display Schematic Diagram NECK PCB P315 DEFLECTION PCB P314 P600 27.8V 0605 2N3716 0.05V 0.03V -27.7V R505 SEE NOTE 7. 1 1 8 8 15 P901 + + + 15 CKT INPUT CONN. A.M.P. NO.1-480711-0 120 15 100 9.RN 27.8V -0.03V H.V. PCB P 316 C700 + C902 -12.1V R909 VIDEO 8+ TO T R103 330 R101 15, 1/2W 3000 T 0,1 BRN.

GENERAL NOTES

- 1. Resistance values in ohms, $\frac{1}{4}$ watt, $\pm 5\%$, unless otherwise noted, K = 1,000, M = 1,000,000
- Capacitance value of 1 or less is in microFarads, above 1 in picoFarads, unless otherwise noted.
- 3. * Q900 and Q906 are not in High-Voltage PCB.
- All D.C. voltages are ±10% measured from point indicated to ground, using a high-impedance meter. Voltages are measured with no signal input and controls are in a normal operating position.
- Circled numbers indicate location of waveform reading.
- ZD100-101 uses (66X0040-007) zener diode in series with (340X2331-934) 330-ohm resistor in early production models.
- Use a 1,000:1 probe when measuring G2 (screen) or focus voltage.

▲ WARNING ▲

Components identified by shading have special characteristics important to safety and should be replaced only with identical types.

NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONTINUES OF THE PROPERTY OF THE



Space Duel™

© ATARI INC. 1982

SP-181 Sheet 9A 2nd printing 3L

Troubleshooting with the CAT Box

Memory Map

HEXA-

Deciding Deciding	DECIMAL	R/W		120	1210		TA	120	-		FUNCTION
3 KHz Input	ADDRESS	+	D7	D6	D5	D4	-	_	_	D0	
R	0000-03FF	-	D	D	D	D	D	D	D	D	1K Program RAM0
Page	0800	88888	D	D	D	D	D	D	D	D	HALT (1 = Halted) DIAG STEP Input (0 = On) Self-Test Input (0 = On) SLAM Input (0 = On) Utility Coin Input (0 = On) Left Coin Input (0 = On)
SHELDS2 input (1 = On SHELDS2 input (1 = On FIRE2 input (1 =	0900		D	D							
	0901		D							- 8	SHIELDS2 input (1 = On)
	0902	R	D	-							ROTATE LEFT1 (1 = On)
THRUST Input (1 = 0n)	0903	R	D								ROTATE LEFT2 (1 = On)
THRUST2 input 11 = On Option input 11 = On Option input 11 = On Option input 12 = On Option input 13 = Option Option input 14 = On Option input 14 = On Option input 14 = On Option input 15 = Option Option input 15 = Option Option input 14 = On Option input 15 = On Option	0904	R	D								THRUST1 Input (1 = On)
Decided Part Decided Decided	0905	R	D								THRUST2 Input (1 = On)
Department Dep	0906	R	D	100							GAME SELECT Input (1 = On)
R	0907		D	U							Cabinet Input 1 = Upright,
NVERT Y (1 = Invert)		R		D							
W	0A00			D	D	D	D	D	D	D	
W	0000	w	U	D	-						INVERT X (1 = Invert)
W					D	D					
W		W					D				Coin Lockout Output (0 = On)
DD00									D	D	
D080	0C80										
DEBO	0D00										
W	0E00	w			_						INTACK
W D D EAROM Con-CX	0E80						D	n			
0F00-0F3F W D D D D D D D D D EAROMWR 1000-100F D D D D D D D D D D Custom I/O (Jufnitiered) 1400-140F D D D D D D D D D Custom I/O (1 Fillitered) 2000-2FFF D D D D D D D D D X X VFAMU-VFAMU 2800-3FFF R D D D D D D D D K V ROM: VFAMU		W						-	D		EAROM Con-C2
1000-100F	0500 0555	-		_			_	_	_	_	
1400-140F D D D D D D D Custom I/O 1 (Filtered) 2000-27FF D D D D D D D D 2K \(\text{VRAM0} \) \(\text{VRAM0} \) \(\text{VRAM1} \) \(2800-3FFF \) R D D D D D D D D 6K \(\text{VROM1} \) \(\text{VROM2} \)	1000-0F3F	l w									
2800-3FFF R D D D D D D D 6K VROM1-VROM2	1400-140F										
	2000-27FF 2800-3FFF	R									
4000-87FF R D D D D D D D 20K Program ROM0-ROM4	4000-87FF										

Troubleshooting with the Read/Write Controller

A. CAT Box Preliminary Set-up

1. Remove:

- · The electrical power from the game.
- The wiring harness from the game PCB.
- The game PCB from the game cabinet.
- The microprocessor chip C2 from the game

2. Connect:

- The harness from the game to the game board. (Use extender cables if available.)
- Φ0 and Φ2 test points together with the shortest possible jumper.
- · WDDIS test point to ground.
- . The CAT Box flex cable to the game PCB test edge connector.

Power Up:

- · The game.
- The CAT Box.

4. Set CAT Box Switches:

- TESTER SELF-TEST: (OFF)
- TESTER MODE: R/W
- Press TESTER RESET

B. Address and Data Lines

- 1. Perform the CAT Box preliminary set-up.
- 2. Connect the DATA PROBE to the CAT Box and the game ground test point.
- 3. TESTER MODE: R/W
- 4. BYTES: 1
- 5. PULSE MODE: UNLATCHED
- 6. R/W MODE: (OFF)
- 7. R/W: WRITE
- 8. Key in address pattern on the keyboard (use AAAA to start)
- 9. Push DATA SET
- 10. Key in data pattern on the keyboard (use AA to
- 11. R/W MODE: STATIC
- 12. Probe the IC-pin with the data probe and check for the 1 or 0 LED as indicated in Table 2-2. Repeat this step for each address and data line.
- 13. Repeat steps 6-12 using 5555 in step 7 and 55 in

Table 2-2 Address and Data Lines

When writing 4AAA pattern	Address and data lines	When writing 5555 pattern
Logic State	IC-Pin	Logic State
1 0 1 0	R2-12 R2-13 R2-14 R2-15	0 1 0 1
1 0 1 0	B1-7 B1-12 B1-14 B1-16	0 1 0 1
1 0 1 0	C1-9 C1-7 C1-5 C1-3	0 1 0
1 0 1 0	C1-12 C1-14 C1-16 C1-18	0 1 0 1
1 0 1 0	F2-9 F2-8 F2-7 F2-6	0 1 0 1
1 0 1 0	F2-5 F2-4 F2-3 F2-2	0 1 0

C. RAM

- 1. Perform the CAT Box preliminary set-up.
- 2. Set the CAT Box switches as follows:
- a. Press TESTER RESET
- b. DBUS SOURCE: ADDR
- c. BYTES: 1024
- d. R/W MODE: (OFF)
- e. R/W: WRITE
- f. Enter 0000 on the keypad
- g. Toggle R/\overline{W} MODE to PULSE and back to (OFF) h. R/\overline{W} : READ
- i. Toggle R/W MODE to PULSE and back to (OFF)
- 3. If the CAT Box reads an address that doesn't compare, the COMPARE ERROR LED lights up, the AD-DRESS/SIGNATURE display shows the failing address location, and the ERROR DATA DISPLAY switch is enabled. Using this switch, determine if the error is in the high-or low-order RAM.
- 4. Repeat the test with DBUS SOURCE set to ADDR.
- 5. Repeat steps 2-4, entering 2000 on the keypad (step
- Nonce to ALL Sessions Recognition that Shakmud
 Repeat steps 2–4, entering 2400 on the keypad (step
 clic writen permission of Alan, Inc., Summyale, CA. This
 was a conditionally susue, and office writen permission of Alan, Inc., Summyale, CA. This

D. Option Switch Inputs

- 1. Perform the CAT Box preliminary set-up.
- 2. BYTES: 1
- 3. R/W: WRITE
- 4. R/W MODE: (OFF)
- 5. Key in 100F
- 6. Push DATA SET
- 7. Key in 00
- 8. R/W: READ
- 9. R/W MODE: (OFF)
- 10. Key in 100B
- 11. R/W MODE: STATIC, then to (OFF)
- 12. R/W: READ
- 13. Key in 1008
- 14. R/W MODE: STATIC
- 15. Activate each option switch toggle at location D4 while monitoring the DATA display. The DATA display will change if the switches are operating prop-
- 16. Repeat steps 3-15, entering 140B in step 5 and 1408 in step 10, and activate switches at location

E. Custom Audio I/O Chips

Space Duel™ has two custom audio I/O chips. Each must be tested separately. There are several ways to test the chips:

- · Perform the self-test.
- · Substitute good part for defective
- Use the procedure that follows.
- 1. Perform the CAT Box preliminary set-up.
- 2. BYTES: 1
- 3. R/W: WRITE
- 4. R/W MODE: (OFF)
- 5. Enter address from Table 2-3
- 6. Press DATA SET
- Enter the data from Table 2-3
- 8. R/W MODE to PULSE and back to (OFF)
- 9. Repeat steps 5-8 for each address and data, and note the test results.



drawing is only conditionally assied, and nether receipt nor lossession thereof contess or transfers any right in con-ceived to the highest contess of transfers any right in content to the highest content of the content of the to reproduce this drawing or any part thereof. Exercise to reproduce this drawing or any part thereof. Exercise manufacture by vendors of Atan, Inc., and for manufacture to reproduce this drawing or the subject matter thereof, in exercise the drawing or the subject matter thereof, in less by written agreement with or written permission from the corporation.

© ATARL INC. 1982

SP-181 Sheet 9B 2nd printing 3L

Table 2-3 Custom Audio I/O Chips

ADDRESS	DATA	TEST RESULTS
100F	00	
100F	03	
1000	55	
1001	AF	Custom Audio I/O Chip #1
		channel 1 produces pure ton
1001	00	Custom Audio I/O Chip #1
1001	00	channel 1 off.
		channel I off.
1002	55	
1003	AF	Custom Audio I/O Chip #1
		channel 2 produces pure ton
1003	00	Custom Audio I/O Chip #1
		channel 2 off.
1004	55	
1004	AF.	Custom Audio HO Chi- #4
1005	AF	Custom Audio I/O Chip #1
		channel 3 produces pure ton
1005	00	Custom Audio I/O Chip #1
		channel 3 off.
1006	55	
1007	AF	Custom Audio I/O Chip #1
1001	AL	
		channel 4 produces pure ton
1007	00	Custom Audio I/O Chip #1
		channel 4 off.
140F	00	
140F	03	
	-	
1400	55	
1401	AF	Custom Audio I/O Chip #0
		channel 1 produces pure ton
1401	00	Custom Audio I/O Chip #0
		channel 1 off.
1402	55	
1403	AF	Custom Audio I/O Chip #0
		channel 2 produces pure tor
1403	00	Custom Audio I/O Chip #0
1403	00	
		channel 2 off.
1404	55	
1405	AF	Custom Audio I/O Chip #0
		channel 3 produces pure tor
1405	00	Custom Audio I/O Chip #0
1403	00	channel 3 off.
1406	55	0 1 1 1 10 0 1 11
1407	AF	Custom Audio I/O Chip #0
		channel 4 produces pure tor
1407	00	Custom Audio I/O Chip #0

F. Player and Option Switch P10/11 Inputs

- 1. Perform the CAT Box preliminary set-up.
- 2. BYTES: 1 3. R/W: READ
- For each address of Table 2-4, do the following: R/W MODE: (OFF)

Enter address R/W MODE: STATIC

Activate input switch for address.

Table 2-4 Player and DIP Switch Inputs

Table 2-4	Player and DIP	Switch Inputs
ADDRESS	INPUT SWITCH	TEST RESULTS
0800	Right coin switch Left coin switch Self-test switch Slam switch	Lower nybble (right digit) of DATA display changes when right or left coin, or self-test switches are activated. Upper nybble of DATA display is unstable, but has noticeable change when slam switch is activated.
0900	SHIELDS, Player 1 FIRE, Player 1	Upper nybble of DATA display changes when each input switch is activated.
0901	SHIELDS, Player 2 FIRE, Player 2	Upper nybble of DATA display changes when each input switch is activated.
0902	ROTATE LEFT, Player 1 ROTATE RIGHT, Player 1	Upper nybble of DATA display changes when each input switch is activated.
0903	ROTATE LEFT, Player 2 ROTATE RIGHT, Player 2	Upper nybble of DATA display changes when each input switch is activated.
0904	THRUST, Player 1 START	Upper nybble of DATA display changes when each input switch is activated.
0905	THRUST, Player 2 DIP switch at location P10/11, toggle 4	Upper nybble of DATA display changes when each input switch is activated.
0906	GAME SELECT DIP switch at location P10/11, toggle 3	Upper nybble of DATA display changes when each input switch is activated.
0907	Connector J20, pin R DIP switch at location P10/11, toggle 2	Upper nybble of DATA display changes when J20-R is grounded and ungrounded, or when DIP switch P10/11 toggle 2 is set to on and off.

G. Analog Vector-Generator

1. Test

- 1. Perform the CAT Box preliminary set-up.
- 2. DATA SOURCE: DATA
- 3. R/W: WRITE
- 4. R/W MODE: (OFF)
- Key in address from Table 2-5 or press AD-DRESS INCR.
- 6. Press DATA SET
- 7. Key in data from Table 2-5
- 8. Set R/W MODE to PULSE and then to (OFF)
- 9. Repeat steps 5-8 for each address in Table 2-5

-CAUTION-

You may damage the circuitry of the X-Y display if you key in the VGGO signal without first checking all the addresses and data. Check the data by reading each address location using steps 10-14:

- 10. R/W: READ
- 11. R/W MODE: (OFF)
- 12. Key in address or press ADDRESS INCR.
- 13. R/W MODE: PULSE
- Check the data in the DATA display against the data in Table 2-5.

If you are sure the data is correct, proceed to steps , 15-19:

- 15. R/W MODE: WRITE
- 16. R/W: (OFF)
- 17. Key in VGGO address 0C80
- 18. R/W to PULSE and then back to (OFF)
- 19. After writing to the VGGO address, the screen should show a large plus sign. Failure of the horizontal or vertical circuits shows up as a single line drawn on the screen. If the screen does not display a large plus sign, contact Atari Field Service.

Table 2-5 Analog Vector-Generator Data

				* * When INVERTY is activ
ADDRESS	DATA	ADDRESS	DATA	IC E10.
2000	00	200C	00	
2001	70	200D	21	
2002	40	200E	80	
2003	80	200F	1F	
2004	77	2010	80	
2005	64	2011	1F	
2006	00	2012	00	
2007	00	2013	01	
2008	80	2014	00	NOTICE TO ALL PERSONS RECEIVING THIS DRAWING
2009	1F	2015	20	CONFIDENTIAL: Reproduction forbidden without the spe- cific written permission of Atari, Inc., Sunnyvale, CA. This
200A	00	2016	00	drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or li-
200B	00	2017	E0	conse to use, the subject matter of the drawing or any de- sign or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atan, inc., and for manufacture under the corporation is written license, no right is granted to reproduce this drawing or the Subject matter thereof, un- less by written agreement with or written permission from the corporation.

H. LED, Coin Counter and Invert Outputs

- 1. Perform the CAT Box preliminary set-up.
- 2. DBUS SOURCE: DATA
- 3. BYTES: 1
- 4. R/W: WRITE
- 5. R/W MODE: (OFF)
- 6. Enter address 0C00

CAUTION-

If you write ON data to activate a solenoid, deactive the solenoid immediately by writing the OFF data. If you leave a solenoid activated for more than 10 seconds, you may have to replace the solenoid and/or its driver, due to overheating.

- 7. For each DATA output of Table 2-6, do the following:
 - a. To activate output:
 - Press DATA SET
 - Enter ON-DATA for desired output
 - R/W MODE: STATIC, then (OFF)
 - b. To deactivate output:
 - Press DATA SET
 - Enter OFF-DATA of activated output
 - R/W MODE: STATIC, then (OFF)

Table 2-6 LED and Coin Counter Outputs

Key in address 0C00 for the seven outputs below. OUTPUT DEVICE ON-DATA OFF-DATA 38 Right Coin Counter 39 Left Coin Counter 3A 38 38 30 Coin Door Lockout 28 38 GAME SELECT LED 38 START LED 78 38 INVERTX* 38 INVERTY**

*When INVERTX is activated, check for logic 1 on pin 16 of IC R10

**When INVERTY is activated, check for logic 1 on pin 16 of IC E10.



SP-181 Sheet

© ATARI INC. 1982

Troubleshooting with Signature Analysis

A. Signature Analysis Set-up

- Perform the CAT Box preliminary set-up.
- Connect the three BNC to E-Z clip cables (supplied with the CAT Box) to the SIGNATURE ANALYSIS CONTROL START, STOP and CLOCK jacks on the CAT Box
- Attach the three black E-Z clips to a ground loop on the Space Duel™ game PCB.
- Attach the CAT Box data probe to the DATA jack on the CAT Box.
- The colored E-Z clips on the cables will be moved about for each group of signatures to be taken.
- 6. Set the CAT Box switches as follows:
 - TESTER MODE: SIG
 - TESTER SELF-TEST: OFF
 - PULSE MODE: LATCHED
 - START: As indicated
 - STOP: As indicated
 - CLOCK: As indicated
- 7. Power up the game board and the CAT Box.

B. Address Lines

1. CAT Box Settings for Address Bus Test

Probe	irigger	10-111	1631
Start	Z.	R2-12	
Stop	Z.	R2-12	
Clock	٦	C2-39	Ф2

Verify CAT Box settings and connections as follows:

- probe GND test point = 0000 signature
- probe +5V test point = 0001 signature

2. Signatures

Logic Probe on IC-Pin	Signal Name	Signature Should Be
C1-18	AB0	UUUU
C1-16	AB1	5555
C1-14	AB2	CCCC
C1-12	AB3	7F7F
C1-3	AB4	5H21
C1-5	AB5	OAFA
C1-7	AB6	UPFH
C1-9	AB7	52F8
B1-16	AB8	HC89
B1-14	AB9	2H70
B1-12	AB10	HPP0
B1-7	AB11	1293
B1-5	AB12	HAP7
R2-14	A13	3C96
R2-13	A14	3827
R2-12	A15	755U

C. Address Decoder

While testing decoders and ROMs, it may be necessary to add 270 pF capacitors to ADDR 12, 13, 14 and 15 to eliminate unstable signatures.

CAT Box Settings for Address Decoder Test

Probe	Trigger	IC-Pin	Test Pt
Start	7	R2-12	
Stop	Z.	R2-12	
Clock	7		Ф2

2. Signatures

Verify CAT Box settings and connections as follows:

- probe GND test point = 0000 signature
- probe +5V test point = 0001 signature

Logic Probe on IC-Pin	Logic Probe on Test Pt.	Signal Name	Signature Should Be
R2-2 R2-1 R3-6 R2-4			7631 383A 4P0A 04UH
R2-3	VMEM ROM0 ROM1	VMEM ROM0 ROM1	160U 12U3 CFHH 57HH
H3-10	ROM2 ROM3 ROM4	ROM2 ROM3 ROM4 ROM	96F8 546U 755P 5FU9

Jumper R/W test point to +5V test point.

Logic Probe	Signal	Signature
on IC-Pin	Name	Should Be
K6-12	SINP1	U14U
K6-11	SINP2	HF1A
K6-10	EAROMRD	U0HA
P3-1	RAMO	51FP
P3-2 P3-3 P3-4 P3-5	RAM1	6C23 587H 5AAC C787
P3-6	IO1	9UAP
R3-11	IOS	2828

Remove jumper between R/\overline{W} test point and $\pm\,5V$ test point.

- NOTE -

If you are taking signatures on a PCB connected to a game, disconnect the connector to the coin counter(s). The coin counter will energize while K4-6 is connected to ground.

Jumper WRITE, K4-6, to GND test point.

Logic	Probe	Signal	Signature
on 10	C-Pin	Name	Should Be
L4	5-8 4-1 4-2 4-3	OUTPUT VGGO WDCLR	5AAC C9FU 258A 4C6C
. L	4-4	VGRST	7079
	4-5	INTACK	F425
	4-6	EAROMCON	6175
	4-7	EAROMWR	HAU2

D. ROM and Data Lines

We are providing only the signatures for ROM4. This ROM contains the self-test procedure that tests all the other ROMs and displays a number representing a ROM failure.

-NOTE -

When taking signatures of ROM4, install 270 pF capacitors between IC R2, pin 12 and ground and IC R2, pin 14 and ground.

CAT Box Settings for ROM4 Test (I.C. J1 for ROM part no. 136006-201)

Probe	Trigger	Test Pt.
Start	7_	ROM4
Stop		ROM4
Clock	7_	Ф2

Verify CAT Box settings and connections as follows:

- probe GND test point = 0000 signature
- probe +5V test point = 755U signature

2. Signatures

Logic Probe	Signal	Signature
on IC-Pin	Name	Should Be
J1-9	D0	46A2
J1-10	D1	0325
J1-11	D2	10H5
J1-13	D3	P228
J1-14	D4	9FP1
J1-15	D5	5U58
J1-16	D6	C57C
J1-17	D7	2C95

Watchdog

The Watchdog circuit will send continuous reset pulses to the microprocessor if a problem exists within the microprocessor circuit. If the self-test fails to run, it is a good practice to check the reset line.

RESET is a microprocessor input (pin 40). In a properly operating game, reset should occur during powerup or when the reset pushbutton is activated. A pulsing RESET line indicates that something is causing the microprocessor to lose its place within its program. Typical causes are:

- 1. Open or shorted address or data bus lines
- 2. Bad microprocessor chip
- 3. Bad bus buffers
- 4. Bad ROM
- 5. Bad RAM
- Any bad input or output that causes an address or data line to be held in a constant high or low state

A pulsing RESET signal indicates a problem exists somewhere within the microprocessor circuitry rather than within the Analog Vector-Generator.

NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL Reproduction forther shall be all the confidence of the confid



Space Duel™

© ATARI INC. 1982

SP-181 Sheet 10B 2nd printing 3L